

UNITED STATES DEPARTMENT OF COMMERCE United States Patent and Trademark Office Address COMMISSIONER FOR PATENTS PO Box 1450 Alcassedan, Virginia 22313-1450 www.emplo.gov

APPLICATION NO.	FILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO.	
10/574,030	03/27/2006	Robertus Theodorus Van Schaijk	NL03 1167 US1	8030	
65913 NXP B V	65913 7590 01/29/2010 NXP, B,V.			EXAMINER	
NXP INTELLECTUAL PROPERTY & LICENSING			HSIEH, HSIN YI		
M/S41-SJ 1109 MCKAY	DRIVE		ART UNIT	PAPER NUMBER	
SAN JOSE, CA 95131			2811		
			NOTIFICATION DATE	DELIVERY MODE	
			01/29/2010	ELECTRONIC	

Please find below and/or attached an Office communication concerning this application or proceeding.

The time period for reply, if any, is set in the attached communication.

Notice of the Office communication was sent electronically on above-indicated "Notification Date" to the following e-mail address(es):

ip.department.us@nxp.com

Application No. Applicant(s) 10/574.030 VAN SCHAIJK ET AL. Office Action Summary Examiner Art Unit Hsin-Yi (Steven) Hsieh 2811 -- The MAILING DATE of this communication appears on the cover sheet with the correspondence address --Period for Reply A SHORTENED STATUTORY PERIOD FOR REPLY IS SET TO EXPIRE 3 MONTH(S) OR THIRTY (30) DAYS. WHICHEVER IS LONGER, FROM THE MAILING DATE OF THIS COMMUNICATION. Extensions of time may be available under the provisions of 37 CFR 1.136(a). In no event, however, may a reply be timely filed after SIX (6) MONTHS from the mailing date of this communication. If NO period for reply is specified above, the maximum statutory period will apply and will expire SIX (6) MONTHS from the mailing date of this communication - Failure to reply within the set or extended period for reply will, by statute, cause the application to become ABANDONED (35 U.S.C. § 133). Any reply received by the Office later than three months after the mailing date of this communication, even if timely filed, may reduce any earned patent term adjustment. See 37 CFR 1.704(b). Status 1) Responsive to communication(s) filed on <u>06 October 2009</u>. 2a) ☐ This action is FINAL. 2b) This action is non-final. 3) Since this application is in condition for allowance except for formal matters, prosecution as to the merits is closed in accordance with the practice under Ex parte Quayle, 1935 C.D. 11, 453 O.G. 213. Disposition of Claims 4) Claim(s) 1.3-8.10.11 and 13-16 is/are pending in the application. 4a) Of the above claim(s) 8, 10, 11, 13, 15, and 16 is/are withdrawn from consideration. 5) Claim(s) _____ is/are allowed. 6) Claim(s) 1, 3-7, and 14 is/are rejected. 7) Claim(s) _____ is/are objected to. 8) Claim(s) _____ are subject to restriction and/or election requirement. Application Papers 9) The specification is objected to by the Examiner. 10) The drawing(s) filed on is/are; a) accepted or b) objected to by the Examiner. Applicant may not request that any objection to the drawing(s) be held in abevance. See 37 CFR 1.85(a). Replacement drawing sheet(s) including the correction is required if the drawing(s) is objected to. See 37 CFR 1.121(d). 11) The oath or declaration is objected to by the Examiner. Note the attached Office Action or form PTO-152. Priority under 35 U.S.C. § 119 12) Acknowledgment is made of a claim for foreign priority under 35 U.S.C. § 119(a)-(d) or (f). a) All b) Some * c) None of: Certified copies of the priority documents have been received. 2. Certified copies of the priority documents have been received in Application No. Copies of the certified copies of the priority documents have been received in this National Stage application from the International Bureau (PCT Rule 17.2(a)). * See the attached detailed Office action for a list of the certified copies not received. Attachment(s)

1) Notice of References Cited (PTO-892)

Notice of Draftsperson's Patent Drawing Review (PTO-948)

Information Disclosure Statement(s) (PTO/SB/08)
 Paper No(s)/Mail Date ______.

Interview Summary (PTO-413)
 Paper No(s)/Mail Date.

6) Other:

5) Notice of Informal Patent Application

Application/Control Number: 10/574,030 Page 2

Art Unit: 2811

DETAILED ACTION

Continued Examination Under 37 CFR 1.114

 A request for continued examination under 37 CFR 1.114, including the fee set forth in 37 CFR 1.17(e), was filed in this application after final rejection. Since this application is eligible for continued examination under 37 CFR 1.114, and the fee set forth in 37 CFR 1.17(e) has been timely paid, the finality of the previous Office action has been withdrawn pursuant to 37 CFR 1.114. Applicant's submission filed on 07/01/2009 has been entered.

Election/Restrictions

2. Applicant's election with traverse of Group I of claims 1, 3-7, and 14, in the reply filed on 10/06/2009 is acknowledged. The traversal is on the ground(s) that there would be no undue burden in examining these two groups of claims based on the facts that: 1) the fees for examination of these claims had been remitted in the filing of the national phase application under 35 U.S.C. 371, 2) the case had been examined in toto from the initial 371 filing until this office action, and 3) the IPRP notes no issues with a "Lack of Unity of Invention". This is not found persuasive because, firstly, there is no regulation stating that the restriction is affected by the fee of examination. The examiner followed the MPEP to restrict the application. Secondly, although the case had been examined, there were a lot of amendments with new claims added. The case is now in the RCE status which began a new prosecution cycle. At this point, the examiner found undue burden due to the amendments and added new claims, which makes the restriction appropriate. Lastly, IPRP opinions can only be used as a reference in the prosecution.

Art Unit: 2811

The Examiner considers the IPRP and still thinks it is appropriate to restrict the application. The Examiner would like also to emphasize that the "Lack of Unity of Invention" is used in determining the restriction according to MPEP. "Lack of Unity of Invention" exists when the common technical feature between the claims is not a "special" technical feature. The Examiner had pointed out this technical feature and also had shown that this technical feature was not "special" by citing references in the Office Action dated 09/18/2009.

The requirement is still deemed proper and is therefore made FINAL.

3. Claims 8, 10, 11, 13, 15 and 16 are withdrawn from further consideration pursuant to 37 CFR 1.142(b), as being drawn to a nonelected invention, there being no allowable generic or linking claim. Applicant timely traversed the restriction (election) requirement in the reply filed on 10/06/2009.

Claim Rejections - 35 USC § 103

- The following is a quotation of 35 U.S.C. 103(a) which forms the basis for all
 obviousness rejections set forth in this Office action:
 - (a) A patent may not be obtained though the invention is not identically disclosed or described as set forth in section 102 of this title, if the differences between the subject matter sought to be patented and the prior art are such that the subject matter as a whole would have been obvious at the time the invention was made to a person having ordinary skill in the art to which said subject matter pertains. Patentability shall not be negatived by the manner in which the invention was made.
- 5. The factual inquiries set forth in *Graham v. John Deere Co.*, 383 U.S. 1, 148 USPQ 459 (1966), that are applied for establishing a background for determining obviousness under 35 U.S.C. 103(a) are summarized as follows:
 - Determining the scope and contents of the prior art.
 - Ascertaining the differences between the prior art and the claims at issue.
 - 3. Resolving the level of ordinary skill in the pertinent art.

Art Unit: 2811

Considering objective evidence present in the application indicating obviousness or nonohyiousness.

- 6. Claims 1, 3, 5, and 7 are rejected under 35 U.S.C. 103(a) as being unpatentable over Chang (US 5,991,204 A) in view of Sharma et al. (US 5,488,579 A), and further in view of Quirk et al. ("Semiconductor Manufacturing Technology", 2001, Prentice Hall, pages 456 and 459-461).
- Chang teaches, regarding to claim 1, a method of manufacturing on a substrate 7. (semiconductor substrate 100; Fig. 1a, col. 3 line 58) a 2-transistor memory cell (Flash EEPROM cell; Abstract) comprising a storage transistor (the transistor formed under 101) having a memory gate stack (the gate stack under 101) and a selecting transistor (the transistor under 107), there being a tunnel dielectric layer (floating gate oxide layer 104; Fig. 1a, col. 4 lines 2-3) between the substrate (100) and the memory gate stack (the gate stack under 101), the method comprising: forming the memory gate stack (the gate stack under 101) by providing a first conductive layer (floating gate poly 103 in Fig. 6a before the etching) on the tunnel dielectric layer (104; see Fig. 1a) and a second conductive layer (second poly; col. 8 lines 55-58) with a deposited interlayer dielectric layer (layer 102 of ONO; Fig. 1a, col. 3 lines 64-65) between the first and second conductive layers (103 and 101; see Fig. 1a), the deposited interlayer dielectric layer (102) including oxide (oxide/nitride/oxide; col. 3 lines 64-65) and being susceptible to undesirable growth upon exposure to oxygen during subsequent oxidation steps (the interlayer dielectric layer 102 is between two polysilicon layers and is susceptible to undesirable growth if two polysilicon layers exposed to oxygen during subsequent oxidation steps), etching the second conductive layer (second poly) thus forming a control gate (101; Fig. 6a, col. 8 lines 55-58). forming spacers (control gate spacer 106; Fig. 6a, col. 8 lines 62-65) against the control gate

Art Unit: 2811

(101) in the direction of a channel (active channel region 113; Fig. 1a, col. 3 line 62; the direction of channel is the direction from the source to drain) to be formed under the tunnel dielectric layer (104; see Fig. 1a), and thereafter using the spacers (106) as a hard mask (col. 8 lines 62-65) to etch the first conductive layer (floating gate poly 103 in Fig. 6a before the etching) thus forming the floating gate (floating gate poly 103 in Fig. 6b after the etching), removing a portion of the tunnel dielectric (104) laterally adjacent to the floating gate (103) and exposing a portion of the substrate (100) where the tunnel dielectric (104) has been removed (see Fig. 6b, col. 9 lines 1-2); and forming an access gate dielectric oxide (erase gate oxide 112; Fig. 6c, col. 9 lines 3-4) on the exposed portion of the substrate (100; see Fig. 6c), using the spacers (106) to mitigate the diffusion of oxygen to the deposited interlayer dielectric layer (102; the spacer 106 covers the interlayer dielectric layer 102 that oxygen has to diffuse across the spacer before reaching the interlayer dielectric layer, which means the diffusion of oxygen to 102 is mitigated by the extra diffusing process across the spacer).

Chang does not teach, regarding to **claim 1**, the spacers being formed from a dielectric material having an oxygen diffusion through the dielectric material that is, relative to oxide spacers, an order of magnitude smaller than oxygen diffusion through the oxide spacers, the etching of the first conductive layer being an anisotropic dry etch that is selective to the tunnel dielectric, thereby using the tunnel dielectric to protect portions of the substrate laterally adjacent to the floating gate; and regarding to **claim 3**, the dielectric material having an oxygen diffusion through the material that is an order of magnitude smaller than oxygen diffusion through oxide spacers includes one or more of silicon nitride, silicon carbide or meal oxide.

Art Unit: 2811

In the same field of nonvolatile memory, Sharma et al. teach, regarding to claim 1, the spacers (nitride sidewall spacer 37; Fig. 2, col. 4 line 52) being formed from a dielectric material (silicon nitride) having an oxygen diffusion through the dielectric material that is, relative to oxide spacers, an order of magnitude smaller than oxygen diffusion through the oxide spacers (silicon nitride has the oxygen diffusion an order of magnitude small than that of the oxide), and regarding to claim 3, the dielectric material (silicon nitride; col. 4 line 52) having an oxygen diffusion through the material that is an order of magnitude smaller than oxygen diffusion through oxide spacers includes one or more of silicon nitride, silicon carbide or meal oxide (silicon nitride).

Sharma et al. also teach that the nitride spacer smoothes the topography created by the polysilicon gate and eliminates any sharp corners or edges of polysilicon gate from protruding into overlying layers (col. 4 lines 55-58).

In the same field of semiconductor manufacturing, Quirk et al. teach, regarding to claim

1, the etching of the first conductive layer (poly gate etch; Fig. 16.29, page 460, fourth
paragraph) being an anisotropic dry etch (page 459, bottom paragraph and page 460, 4th
paragraph) that is selective to the tunnel dielectric (i.e. gate oxide; page 460, 4th paragraph),
thereby using the tunnel dielectric (gate oxide) to protect portions of the substrate laterally
adjacent to the floating gate (avoiding any microtrenching of the gate oxide around the periphery
of the polysilicon; page 460, the bottom paragraph).

Quirk et al. also teach that dry etch can provides high selectivity and low device damage (page 456, the bottom two paragraphs)

Art Unit: 2811

It would have been obvious to one of ordinary skill in the art at the time of invention was made to combine the inventions of Chang, Sharma et al. and Quirk et al. using the nitride spacers as taught by Sharma et al. and the dry etch during the gate formation as taught by Quirk et al., because the nitride spacer smoothes the topography created by the polysilicon gate and eliminates any sharp corners or edges of polysilicon gate from protruding into overlying layers as taught by Sharma et al and dry etch can provides high selectivity and low device damage as taught by Quirk et al.

- 8. Regarding claim 5, Chang also teaches a method according to claim 1, further including forming a floating gate dielectric (poly tunnel oxide 109; Fig. 6c, col. 9 lines 3-6) next to the formed floating gate (103) while forming the access gate dielectric (erased gate oxide 112; Fig. 6c, col. 9 lines 3-6).
- 9. Regarding claim 7, Chang also teaches a method according to claim 1 wherein, forming an access gate (107) includes forming the access gate while the spacer (106) at the access gate (107) side is still present (see Fig. 6c).
- 10. Claims 4 and 14 are rejected under 35 U.S.C. 103(a) as being unpatentable over Chang, Sharma and Quirk et al. as applied to claim 1 above, and further in view of Hong et al. (US 5,614,746 A).

Chang teaches, regarding to claim 4, before forming the memory gate stack, applying the tunnel dielectric layer (104) on the substrate (100; this is shown in Fig. 6a), and after formation of the memory gate stack (see Fig. 6b), removing the tunnel dielectric layer (104) by a selective etching technique (stripping, col. 9 lines 1-2) at least at a location where the selecting transistor is to be formed (all the exposed area including the selecting transistor region; col. 9 lines 1-2),

Art Unit: 2811

and regarding claim 14, removing a portion of the tunnel dielectric (104; see Fig. 6b, col. 9 lines 1-9) includes removing a portion of the tunnel dielectric laterally adjacent to the floating gate (103) and expose a portion of the substrate surface (100) (see Fig. 6b, col. 9 lines 1-9), and further including forming an access gate (erase gate 107; Fig. 6c, col. 4 line 7) of the selecting transistor (the transistor under 107) on the access gate dielectric (erase gate oxide 112; Fig. 6c, col. 9 lines 1-9).

Chang, Sharma and Quirk et al. do not teach, regarding to claim 4, the selective etching technique preferentially etching the tunnel dielectric layer compared to the substrate, and regarding to claim 14, wet etching the tunnel dielectric to remove a portion of the tunnel dielectric and expose a portion of the substrate surface where the tunnel dielectric has been wet etched, leaving the exposed surface of the substrate intact.

In the same field of nonvolatile memory, Hong et al. teach, regarding to claim 4, the selective etching technique (wet etching; Fig. 3E, col. 6 lines 58-61) preferentially etching the tunnel dielectric layer (tunnel oxide layer 22; Fig. 3E, col. 6 lines 58-61) compared to the substrate (top surface of P-substrate 21; Fig. 3E, col. 6 lines 65-66), and regarding to claim 14, wet etching the tunnel dielectric (tunnel oxide layer 22; Fig. 3E, col. 6 lines 58-61) to remove a portion (exposed portion) of the tunnel dielectric (22) and expose a portion of the substrate surface (top surface of P-substrate 21; Fig. 3E, col. 6 lines 65-66) where the tunnel dielectric (22) has been wet etched (see Fig. 3E), leaving the exposed surface of the substrate intact (see Fig. 3E).

It would have been obvious to one of ordinary skill in the art at the time of invention was made to combine the inventions of Chang, Sharma, Quirk et al. and Hong et al. to use the wet

Art Unit: 2811

etch to remove the tunnel oxide because Chang, Sharma and Quirk et al. is silent of how to remove the tunnel oxide and Hong et al. provide a method of wet etch to remove the tunnel oxide.

 Claim 6 is rejected under 35 U.S.C. 103(a) as being unpatentable over Chang, Sharma and Quirk et al. as applied to claim 1 above, and further in view of Chen (US 6,091,104 A).

Regarding claim 6, Chang teaches a method according to claim 1, furthermore comprising removing part of the interlayer dielectric layer (102) before forming the spacers (this can be shown in Fig. 6a and Fig. 6b, where 102 is left only under the control gate 101 and is enclosed by the spacer 106).

Chang, Sharma and Quirk et al. do not teach removing part of the interlayer dielectric layer after forming the control gate.

In the same field of nonvolatile memory, Chen teaches removing part of the interlayer dielectric layer after forming the control gate (col. 4 lines 64-67). Chen also teaches that the control gate is used as mask that only one lithographical mask is needed to form the gate stack (col. 4 lines 44-67).

It would have been obvious to one of ordinary skill in the art at the time of invention was made to combine the inventions of Chang, Sharma, Quirk et al. and Chen and remove the interlayer dielectric layer after forming the control gate as taught by Chen, because only one lithographical mask is needed to form the gate stack as taught by Chen.

Application/Control Number: 10/574,030 Page 10

Art Unit: 2811

Response to Arguments

Applicant's amendments, filed 07/01/2009, overcome the rejections to claims 8, 10-11,
 and 13 under 35 U.S.C. 112. The rejections to claims 8, 10-11, and 13 have been withdrawn.

- 13. On pages 7-8 of Applicant's Response, Applicant argues that modifying the '204 reference with the nitride spacers 37 in the '579 reference stops far short of providing an enabling disclosure that teaches or suggest using spacers to mitigate the diffusion of oxygen to the deposited interlayer dielectric layer as claimed in the instant invention.
- 14. The Examiner respectfully disagrees with Applicant's argument, because '204 teaches spacer 106 to cover the interlayer dielectric layer 102. Because the oxygen has to diffuse across the spacer before reaching the interlayer dielectric layer, the spacer mitigates the diffusion of oxygen to the deposited interlayer dielectric layer. It has been held that the recitation that an element is adapted to perform a function is not a positive limitation but only requires the ability to so perform. It does not constitute a limitation in any patentable sense. In re Hutchison, 69 USPO 138.
- 15. On page 8 of Applicant's Response, Applicant argues that the cited dry etch of the Quirk reference does not leave an underlying tunnel dielectric intact, and in fact completely removes the underlying tunnel dielectric (Fig 16.29 of Quirk reference).
- 16. The Examiner respectfully disagrees with Applicant's argument, because the Quirk reference refers to Fig. 16.30 in discussing the dry etch and Fig. 16.30 specifically shows a gate oxide (underlying tunnel dielectric) is intact except microtrenches formed at the periphery of the polysilicon which should be avoided. One of ordinary skill in the art would understand that

Page 11

Art Unit: 2811

Quirk reference teaches that a proper dry etch should not even have microtrenches in the gate oxide. The Examiner attached in this office action a new NPL with Fig. 16.30 added.

- 17. On pages 8 and 9 of Applicant's Response, Applicant argues that the Quirk reference teaches using an anisotropic etch to remove a dielectric layer. The asserted tunnel dielectric layer 104 in the '204 reference is also completely etched in the step used to etch the asserted first conductive layer (floating gate poly 103 in figure 6a). Accordingly, both the '204 and Quirk references teach removing the dielectric layer.
- 18. The Examiner respectfully disagrees with Applicant's argument. The Examiner has explained that the Quirk reference does not teach to remove the gate oxide in the dry etch (the last paragraph of page 460 and Fig. 16.30). Secondly, '204 teaches removing the floating gate oxide (step 4 in lines 1-2, col. 9) after the forming the floating gate poly 103 (step 2 in line 62-65, col. 8) which indicates some floating gate oxide is left after the floating gate poly formation. Accordingly, both the '204 and Quirk references do not teach removing the dielectric layer during the floating gate formation.
- 19. On page 9 of Applicant's Response, Applicant argues that the alleged motivation to combine the undated Quirk reference with the '204 reference is to provide "high selectivity and low device damage" but is silent as to how these features would be applicable to the '204 reference or how the '204 reference could function as such. For example, while the Office Action provides no discussion whatsoever as to how the dry etch in the Quirk reference would be combined with the '204 reference, it appears that adding a dry etch to the '204 reference would be inapplicable because the asserted tunnel dielectric layer 104 is completely etched in the step used to etch the asserted first conductive layer (floating gate poly 103 in figure 6a).

Art Unit: 2811

20. The Examiner respectfully disagrees with Applicant's argument, because '204 explicitly teaches the forming of the gate electrode 103 (step 2 in lines 62-65, col. 8) and the removing of the gate oxide (step 4 in lines 1-2, col. 9) are two different steps. Quirk reference teaches the forming of the gate electrode. It would have been obvious to one of ordinary skill in the art to use Quirk reference' teaching in the step 2 of '204 to form the gate electrode.

- 21. On page 10 of Applicant's Response, Applicant argues that the Examiner has not established that the newly-cited "Quirk" reference is prior art. In particular, the copy of the Quirk reference provided with the instant Office Action is undated. As such, there is no evidence of record that the Quirk reference is prior art.
- 22. The Examiner respectfully disagrees with Applicant's argument, because the Examiner attached the NPL and provided the date and information of publication in the office action. Applicant should be able to verify the information given by the Examiner easily. The Examiner has also attached a new NPL in this office action to show the date of the publication.

Conclusion

Any inquiry concerning this communication or earlier communications from the examiner should be directed to Hsin-Yi (Steven) Hsieh whose telephone number is 571-270-3043. The examiner can normally be reached on Monday to Friday.

If attempts to reach the examiner by telephone are unsuccessful, the examiner's supervisor, Lynne A. Gurley can be reached on 571-272-1670. The fax phone number for the organization where this application or proceeding is assigned is 571-273-8300.

Application/Control Number: 10/574,030 Page 13

Art Unit: 2811

Information regarding the status of an application may be obtained from the Patent Application Information Retrieval (PAIR) system. Status information for published applications may be obtained from either Private PAIR or Public PAIR. Status information for unpublished applications is available through Private PAIR only. For more information about the PAIR system, see http://pair-direct.uspto.gov. Should you have questions on access to the Private PAIR system, contact the Electronic Business Center (EBC) at 866-217-9197 (toll-free). If you would like assistance from a USPTO Customer Service Representative or access to the automated information system, call 800-786-9199 (IN USA OR CANADA) or 571-272-1000.

/Lynne A. Gurley/ Supervisory Patent Examiner, Art Unit 2811

/H. H./ Examiner, Art Unit 2811 1/18/2010